

FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5A




FIG. 5B

Preamble format





FIG. 5C

- a address
- b Erc data synch
- c timing fields
- d AGC
- e DC
- f ECC
- g data
- h trellis cleanup

Data block/ECC format

a d g b g c g e g c g e g c g e f d g b h c



- c timing fields
- g filler data
- h trellis cleanup
- e DC control
- d AGC fields

Postamble format

c g h e c g h e c g h e d g

FIG. 5D




FIG. 6